This is a cache of https://www.96boards.org/documentation/mezzanine/shiratech-fpga/. It is a snapshot of the page at 2024-11-21T03:07:24.970+0000.
Documentation for Shiratech <strong>fpga</strong> Mezzanine - 96Boards

Shiratech fpga Mezzanine

Shiratech LTE Mezzanine

1) Introduction

1.1) About the Shiratech fpga Mezzanine

Shiratech fpga Mezzanine is a 96Boards compatible mezzanine board accommodating Intel MAX10 fpga. It is 96Boards compatible board, both consumer addition(CE) and enterprise edition (EE).The mezzanine has Arduino, Raspberry PI and Grove connectors and can serve as HW bridge between those development platforms to 96Boards.

The mezzanine consists of the following key elements:

  • Intel MAX10 fpga
  • Arduino shield format connector
  • Raspberry PI hat format connector
  • Grove connectors
  • USB PHY

1.2) Features & Specifications

Intel MAX-10 10M04:

  • 256 FBGA package
  • 4K Logic Elements
  • 189Kb Block memory
  • Up to 156KB user FLASH memory
  • Dual internal configuration
  • 178 GPIO
  • fpga programming using Altera standard programming connector.
  • Ordering option to enhance to Intel MAX-10 10M50

Expansion connectors:

  • 1 x Raspberry Pi expansion connector
  • 1 x Arduino expansion connector
  • 6 x Grove expansion connectors:
    • 4 digital
    • 2 analog
  • All expansion connectors are directly connected to the fpga and can be controlled by the fpga or the CPU.

2) Guides

3) Schematics