This is a cache of https://www.96boards.org/documentation/consumer/dragonboard/dragonboard410c/guides/enable-ls-i2s.md.html. It is a snapshot of the page at 2024-10-31T01:27:33.040+0000.
Enabling LS-I2S on Dragonboard 410c - 96Boards

Enabling LS-I2S on Dragonboard 410c

This document provides instructions for enabling I2S signals on Low Speed (LS) expansion header on Dragonboard410c (APQ8016).

Table of Contents

1) I2S in Dragonboard410c

I2S (Inter-IC Sound) is a serial protocol for transferring analog audio signals as a digital data. This interface primarily consists of following lines:

  • SCK - Serial Clock
  • WS - Word Select
  • SD - Serial Data

In I2S communication, the bus master will generate the SCK and WS signals. Occasionally there will be also high frequency MCLK signal driven by the master which can be utilized by codecs.

The standard I2S specification defined by Philip Semiconductors, calls for one data line (SD) but I2S in APQ8016 adds one or more data lines and hence called Multiple I2S (MI2S). It should be noted that the protocol is same as per standard but with increased channels.

APQ8016 consists of 4 internal MI2S interfaces:

  • Primary MI2S - Supports only playback
  • Secondary MI2S - Supports only playback
  • Teritary MI2S - Supports only capture
  • Quatenary MI2S - Supports both playback and capture

Primary and Secondary I2S interfaces are connected to External Primary TLMM via Mux1. Teritary and Quatenary I2S interfaces are connected to External Secondary TLMM via Mux2.

By default, internal WCD codec in APQ8016 occupies Primary MI2S for playback and Teritary MI2S for capture. On the other hand, external codec (ADV7533) present on the Dragonboard410c occupies Quatenary MI2S for playback.

Pin Mapping

External Primary MI2S

Pin function
GPIO110 WS
GPIO113 SCLK
GPIO114 SD

Note: Since External Primary MI2S (on LS header) is muxed to Internal Primary and Secondary I2S interfaces, which only supports playback, it is not possible to do full Duplex communication by any means. for this purpose External Secondary MI2S should be used.

External Secondary MI2S

Pin function
GPIO117 WS
GPIO118 SCLK
GPIO119 SD

2) Modifying the kernel

for using I2S signals on External Primary MI2S port available at Low Speed Expansion header, we need to patch the kernel. following instructions specify the process of modifying the kernel to use LS-I2S on Dragonboard410c.

  1. Clone the kernel
$ git clone -n http://git.linaro.org/landing-teams/working/qualcomm/kernel.git
$ cd kernel
$ git checkout -b kernel-<RELEASE> debian-qcom-dragonboard410c-<RELEASE>

Note: Replace < RELEASE > with latest release version found here

  1. Add LS I2S support

Apply the following diff to the cloned kernel.

diff --git a/arch/arm64/boot/dts/qcom/apq8016-sbc.dtsi b/arch/arm64/boot/dts/qcom/apq8016-sbc.dtsi
index 9ff848792712..7615b804da94 100644
--- a/arch/arm64/boot/dts/qcom/apq8016-sbc.dtsi
+++ b/arch/arm64/boot/dts/qcom/apq8016-sbc.dtsi
@@ -442,7 +442,7 @@
                         reg-names = "mic-iomux", "spkr-iomux";

                         status = "okay";
-                        pinctrl-0 = <&cdc_pdm_lines_act &ext_sec_tlmm_lines_act &ext_mclk_tlmm_lines_act>;
+                        pinctrl-0 = <&cdc_pdm_lines_act &ext_sec_tlmm_lines_act &ext_mclk_tlmm_lines_act &ext_pri_tlmm_lines_act &ext_pri_ws_act>;
                         pinctrl-1 = <&cdc_pdm_lines_sus &ext_sec_tlmm_lines_sus &ext_mclk_tlmm_lines_sus>;
                         pinctrl-names = "default", "sleep";
                         qcom,model = "DB410c";
diff --git a/sound/soc/qcom/apq8016_sbc.c b/sound/soc/qcom/apq8016_sbc.c
index 704428735e3c..6da13cc573f2 100644
--- a/sound/soc/qcom/apq8016_sbc.c
+++ b/sound/soc/qcom/apq8016_sbc.c
@@ -38,6 +38,10 @@ struct apq8016_sbc_data {
 #define MIC_CTRL_QUA_WS_SLAVE_SEL_10	BIT(17)
 #define MIC_CTRL_TLMM_SCLK_EN		BIT(1)
 #define	SPKR_CTL_PRI_WS_SLAVE_SEL_11	(BIT(17) | BIT(16))
+#define SPKR_CTL_SCLK_EN		BIT(2)
+#define SPKR_CTL_DATA1_EN		BIT(3)
+#define SPKR_CTL_DATA0_EN		BIT(4)
+
 #define DEfAULT_MCLK_RATE		9600000

 static int apq8016_sbc_dai_init(struct snd_soc_pcm_runtime *rtd)
@@ -51,7 +55,9 @@ static int apq8016_sbc_dai_init(struct snd_soc_pcm_runtime *rtd)

 	switch (cpu_dai->id) {
 	case MI2S_PRIMARY:
-		writel(readl(pdata->spkr_iomux) | SPKR_CTL_PRI_WS_SLAVE_SEL_11,
+		writel(readl(pdata->spkr_iomux) | SPKR_CTL_PRI_WS_SLAVE_SEL_11 |
+				SPKR_CTL_SCLK_EN | SPKR_CTL_DATA0_EN |
+				SPKR_CTL_DATA1_EN,
 			pdata->spkr_iomux);
 		break;

--
2.16.2

3) Building and flashing the kernel

After applying the above diff, build and flash the kernel on to Dragonboard410c using the instructions specified here.

4) Testing LS I2S Output

Login to Dragnoboard410c and execute the following commands to test I2S signals on LS header. By default, the internal codec will be used.

$ amixer cset iface=MIXER,name='RX1 MIX1 INP1' 'RX1'
$ amixer cset iface=MIXER,name='RX2 MIX1 INP1' 'RX2'
$ amixer cset iface=MIXER,name='RDAC2 MUX' 'RX2'
$ amixer cset iface=MIXER,name='HPHL' 1
$ amixer cset iface=MIXER,name='HPHR' 1
$ amixer set 'RX1 Digital' 0dB
$ amixer set 'RX2 Digital' 0dB
$ amixer cset iface=MIXER,name='RX1 Mute Switch' 0
$ amixer cset iface=MIXER,name='RX2 Mute Switch' 0
$ aplay -D plughw:0,1 /usr/share/sounds/alsa/f*