- Sort Score
- Result 10 results
- Languages All
- Labels All
Results 11 - 16 of 16 for aarch64 (0.46 sec)
-
Qualcomm and Linaro Enable Latest Flagship Snap...
2024 AArch64’s Memory Tagging Extension...www.linaro.org/blog/qualcomm-and-linaro-enable-... CacheRegistered: Tue May 21 00:42:30 GMT 2024 - Last Modified: Mon May 20 13:04:45 GMT 2024 - 45.3K bytes - Viewed (0) -
Improvements to GCC’s code-gen for vector initi...
for vector initialization on AArch64 Prathamesh Kulkarni Monday,...support 32-bit vectors on aarch64). With this approach, the code-gen...www.linaro.org/blog/improvements-to-gcc-s-code-... CacheRegistered: Tue May 21 00:40:17 GMT 2024 - Last Modified: Mon May 20 13:04:46 GMT 2024 - 70.3K bytes - Viewed (0) -
Tracking code size variations between LLVM rele...
SPEC CPU 2017 [ 7 ] for the AArch64 target, and results are submitted...1: Evolution of code size (AArch64) Figure 2: Evolution of code...www.linaro.org/blog/tracking-code-size-variatio... CacheRegistered: Tue May 21 00:44:19 GMT 2024 - Last Modified: Mon May 20 13:04:45 GMT 2024 - 59.6K bytes - Viewed (0) -
Downloads | Linaro
pre-built GNU cross-toolchain for AArch64 and ARM 32-bit A-Profile cores...LLVM native toolchain for AArch64 and ARM 32-bit A-Profile cores...www.linaro.org/downloads/ CacheRegistered: Tue May 21 00:30:02 GMT 2024 - Last Modified: Mon May 20 13:04:45 GMT 2024 - 44.2K bytes - Viewed (0) -
Subkeys in OP-TEE part 2 | Blog | Linaro
2024 AArch64’s Memory Tagging Extension...www.linaro.org/blog/subkeys-in-op-tee-part-2/ CacheRegistered: Tue May 21 00:42:47 GMT 2024 - Last Modified: Mon May 20 13:04:45 GMT 2024 - 50.2K bytes - Viewed (0) -
Top Byte Ignore For Fun and Memory Savings | Bl...
(TBI) is a feature of Armv8-a AArch64 that allows software to use...(TBI) is a feature of Armv8-a AArch64 that allows software to use...www.linaro.org/blog/top-byte-ignore-for-fun-and... CacheRegistered: Tue May 21 00:43:18 GMT 2024 - Last Modified: Mon May 20 13:04:45 GMT 2024 - 67.6K bytes - Viewed (0)