Search Options

Results per page
Sort
Preferred Languages
Labels
Advance

Results 31 - 40 of 72 for fpga (0.54 sec)

  1. PCIe connection on ultra96 - Ultra96 - 96Boards...

    com/product/fpga-drive-fmc-dual/ Bryan Copyright...
    discuss.96boards.org/t/pcie-connection-on-ultra... Cache
    Registered: Fri May 24 12:31:35 GMT 2024
    - Last Modified: Fri Dec 27 19:37:09 GMT 2019
    - 13.2K bytes
    - Viewed (0)
  2. Capturing the free running data over csi2 line ...

    It is an FPGA which generates color bar pattern...like we have two boards, one is fpga board connected to SDSOM carrier...
    discuss.96boards.org/t/capturing-the-free-runni... Cache
    Registered: Fri May 24 13:44:46 GMT 2024
    - Last Modified: Tue Dec 15 10:15:33 GMT 2020
    - 32.7K bytes
    - Viewed (0)
  3. Looking for the best (but also simplest) way to...

    to use block RAM in the PL (FPGA fabric). The Vivado hw platform...
    discuss.96boards.org/t/looking-for-the-best-but... Cache
    Registered: Fri May 24 01:02:42 GMT 2024
    - Last Modified: Tue Apr 20 01:39:08 GMT 2021
    - 19.2K bytes
    - Viewed (0)
  4. No Ouput on serial console with ultra96v2 - 96b...

    elf --fpga images/linux/system.bit --u-boot...
    discuss.96boards.org/t/no-ouput-on-serial-conso... Cache
    Registered: Fri May 24 01:25:25 GMT 2024
    - Last Modified: Mon May 02 21:23:19 GMT 2022
    - 13.4K bytes
    - Viewed (0)
  5. Using Grove Sensor Mezzanine Uart connection wi...

    the appropriate pins on the fpga. Copyright © 2024 Linaro Limited...
    discuss.96boards.org/t/using-grove-sensor-mezza... Cache
    Registered: Fri May 24 11:30:57 GMT 2024
    - Last Modified: Fri Jul 12 09:45:24 GMT 2019
    - 14.3K bytes
    - Viewed (0)
  6. Next generation Ultra96 with higher-end Zynq Ul...

    higher-end Zynq Ultrascale+ FPGAs that have PL with tranceivers...higher end Zynq Ultrascale+ FPGA so that we can seamlessly move...
    discuss.96boards.org/t/next-generation-ultra96-... Cache
    Registered: Fri May 24 13:20:02 GMT 2024
    - Last Modified: Sat Jul 04 08:09:21 GMT 2020
    - 20.7K bytes
    - Viewed (0)
  7. Once and for all: WiFi on the Ultra96-v2 in a c...

    need to be able to add our own FPGA design in the build, so we need...
    discuss.96boards.org/t/once-and-for-all-wifi-on... Cache
    Registered: Fri May 24 01:02:12 GMT 2024
    - Last Modified: Fri Nov 12 14:49:54 GMT 2021
    - 14.1K bytes
    - Viewed (0)
  8. Trouble connecting Ultra96 to tty port - Ultra9...

    I am able to program the FPGA, but running the software program...
    discuss.96boards.org/t/trouble-connecting-ultra... Cache
    Registered: Fri May 24 11:16:50 GMT 2024
    - Last Modified: Fri May 24 10:58:14 GMT 2019
    - 15.4K bytes
    - Viewed (0)
  9. Error in i2c when communicating with device add...

    would look at using a very small FPGA on the I2C bus to dynamically...the display. Small Lattice FPGAs are only pennies and only use...
    discuss.96boards.org/t/error-in-i2c-when-commun... Cache
    Registered: Fri May 24 11:33:29 GMT 2024
    - Last Modified: Sun Jul 14 16:03:45 GMT 2019
    - 34.8K bytes
    - Viewed (0)
  10. Latest Mezzanine Support topics - 96Boards Forum

    2023 Interrupt on the FPGA 0 1208 January 25, 2022 Need...
    discuss.96boards.org/c/products/mezzanine/17 Cache
    Registered: Fri May 24 00:03:23 GMT 2024
    - 62.4K bytes
    - Viewed (0)
Back to top